A built-in self-test algorithm for row/column pattern sensitive faults in RAMs
- 1 April 1990
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 25 (2) , 514-524
- https://doi.org/10.1109/4.52179
Abstract
This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holderKeywords
This publication has 14 references indexed in Scilit:
- Design of a BIST RAM with row/column pattern sensitive fault detection capabilityPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Row/column pattern sensitive fault detection in RAMs via built-in self-testPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A 60-ns 4-Mbit CMOS DRAM with built-in selftest functionIEEE Journal of Solid-State Circuits, 1987
- Functional Testing of Semiconductor Random Access MemoriesACM Computing Surveys, 1983
- Test Procedures for a Class of Pattern-Sensitive Faults in Semiconductor Random-Access MemoriesIEEE Transactions on Computers, 1980
- Comments on "An Optimal Algorithm for Testing Stuck-at Faults in Random Access Memories"IEEE Transactions on Computers, 1979
- Efficient Algorithms for Testing Semiconductor Random-Access MemoriesIEEE Transactions on Computers, 1978
- An Optimal Algorithm for Testing Stuck-at Faults in Random Access MemoriesIEEE Transactions on Computers, 1977
- Techniques for testing the microcomputer familyProceedings of the IEEE, 1976
- Detection oF Pattern-Sensitive Faults in Random-Access MemoriesIEEE Transactions on Computers, 1975