Techniques to increase the schedulable utilization of cache-based preemptive real-time systems

This publication has 27 references indexed in Scilit:

• Using harmonic task-sets to increase the schedulable utilization of cache-based preemptive real-time systems
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Towards a fixed priority scheduler for an aircraft application
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Adding instruction cache effect to an exact schedulability analysis of preemptive real-time systems
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Hybrid instruction cache partitioning for preemptive real-time systems
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• The impact of extrinsic cache performance on predictability of real-time systems
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Cache-Based Checkpointing for Preemptive Real-Time Systems *
  IFAC Proceedings Volumes, 1997
• STRESS: A simulator for hard real‐time systems
  Software: Practice and Experience, 1994
• Bounding worst-case instruction cache performance
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1994
• The olympus attitude and orbital control system A case study in hard real-time system design and implementation
  Published by Springer Nature ,1993
• Hard Real-Time Scheduling: The Deadline-Monotonic Approach
  IFAC Proceedings Volumes, 1991