ESD–RF co-design methodology for the state of the art RF-CMOS blocks