Investigation on different ESD protection strategies devoted to 3.3 V RF applications (2 GHz) in a 0.18 μm CMOS process
- 7 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
ESD protection for RF applications must deal with good ESD performance, minimum capacitance, zero series resistance and good capacitance linearity. In order to fulfil these requirements, different ESD protection strategies for RF applications have been investigated in a 0.18 /spl mu/m CMOS process. This paper compares different ESD protection devices and shows that a suitable ESD performance target for RF applications (200 fF max, 2 kV HBM) can be reached with a diode network scheme. The optimization of the diodes is then a key point which is detailed. A trade-off must be found between the ESD performance, the voltage drop during ESD and the parasitic capacitance. Poly as well as STI bounded diodes have been studied and it appears clearly that a solution based on poly bounded diodes is the best choice.Keywords
This publication has 10 references indexed in Scilit:
- Transient supply clamp with a variable RC time constantPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Semiconductor process and structural optimization of shallow trench isolation-defined and polysilicon-bound source/drain diodes for ESD networksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Bipolar SCR ESD protection circuit for high speed submicron bipolar/BiCMOS circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Substrate triggering and salicide effects on ESD performance and protection circuit design in deep submicron CMOS processesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Design methodology and optimization of gate-driven NMOS ESD protection circuits in submicron CMOS processesIEEE Transactions on Electron Devices, 1998
- Using an SCR as ESD protection without latch-up dangerMicroelectronics Reliability, 1997
- State-of-the-art issues for technology and circuit design of ESD protection in CMOS ICsSemiconductor Science and Technology, 1996
- Sub-micron chip ESD protection schemes which avoid avalanching junctionsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1995
- Novel clamp circuits for IC power supply protectionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1995
- A low-voltage triggering SCR for on-chip ESD protection at output and input padsIEEE Electron Device Letters, 1991