Design methodology and optimization of gate-driven NMOS ESD protection circuits in submicron CMOS processes

This publication has 11 references indexed in Scilit:

• Bipolar SCR ESD protection circuit for high speed submicron bipolar/BiCMOS circuits
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Substrate triggering and salicide effects on ESD performance and protection circuit design in deep submicron CMOS processes
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Building-in ESD/EOS reliability for sub-halfmicron CMOS processes
  IEEE Transactions on Electron Devices, 1996
• Modeling MOS snapback and parasitic bipolar action for circuit-level ESD and high current simulations
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1996
• Design and layout of a high ESD performance NPN structure for submicron BiCMOS/bipolar circuits
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1996
• The impact of technology scaling on ESD robustness and protection circuit design
  IEEE Transactions on Components, Packaging, and Manufacturing Technology: Part A, 1995
• EOS/ESD reliability of deep sub-micron NMOS protection devices
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1995
• Novel clamp circuits for IC power supply protection
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1995
• Improving the ESD failure threshold of silicided n-MOS output transistors by ensuring uniform current flow
  IEEE Transactions on Electron Devices, 1992
• Dynamic gate coupling of NMOS for efficient output ESD protection
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1992