Semiconductor process and structural optimization of shallow trench isolation-defined and polysilicon-bound source/drain diodes for ESD networks
- 27 November 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 16 references indexed in Scilit:
- Mixed-voltage interface ESD protection circuits for advanced microprocessors in shallow trench and LOCOS isolation CMOS technologiesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- CMOS-on-SOI ESD protection networksJournal of Electrostatics, 1998
- MeV implants boost device designIEEE Circuits and Devices Magazine, 1995
- The impact of technology scaling on ESD robustness and protection circuit designIEEE Transactions on Components, Packaging, and Manufacturing Technology: Part A, 1995
- Analysis of snubber-clamped diode-string mixed voltage interface ESD protection network for advanced microprocessorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1995
- ESD sensitivity and VLSI technology trends: thermal breakdown and dielectric breakdownJournal of Electrostatics, 1994
- The C49 to C54 Phase Transformation in TiSi2 Thin FilmsJournal of the Electrochemical Society, 1994
- The C49 to C54-TiSi2 transformation in self-aligned silicide applicationsJournal of Applied Physics, 1993
- Kinetic analysis of C49-TiSi2 and C54-TiSi2 formation at rapid thermal annealing ratesJournal of Applied Physics, 1992
- Comparison of transformation to low-resistivity phase and agglomeration of TiSi/sub 2/ and CoSi/sub 2/IEEE Transactions on Electron Devices, 1991