PSCP: A scalable parallel ASIP architecture for reactive systems
- 27 November 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 370-376
- https://doi.org/10.1109/date.1998.655884
Abstract
No abstract availableThis publication has 9 references indexed in Scilit:
- Mapping statechart models onto an FPGA-based ASIP architecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A new HW/SW partitioning algorithm for synthesizing the highest performance pipelined ASIPs with multiple identical FUsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Instruction-set modelling for ASIP code generationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Instruction-set matching and selection for DSP and ASIP code generationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Instruction set definition and instruction selection for ASIPsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Timing constraint Petri nets and their application to schedulability analysis of real-time system specificationsIEEE Transactions on Software Engineering, 1995
- Hardware-software cosynthesis for microcontrollersIEEE Design & Test of Computers, 1993
- A state assignment procedure for single-block implementation of state chartsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1991
- Statecharts: a visual formalism for complex systemsScience of Computer Programming, 1987