Bus architecture for low-power VLSI digital circuits
- 23 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 4, 21-24
- https://doi.org/10.1109/iscas.1996.541891
Abstract
One of the most important issues in modern VLSI circuits design is the power reduction. Many approaches to resolve this problem are proposed in literature, most of them using a nonconventional technology. This work proposes a new architecture which reduces the power consumption in the interconnection busses into the chip reducing the voltage swing and uses the conventional technology. Because the dissipation on these busses can reach 50% of the total power dissipated in a VLSI chip, this approach, which can theoretically reach very high values of power reduction on the bus, is very promising. An experimental chip is also designed to monitor the noise problems.Keywords
This publication has 7 references indexed in Scilit:
- Low-power CMOS/BiCMOS drivers and receivers for on-chip interconnectsIEEE Journal of Solid-State Circuits, 1995
- Half-swing clocking scheme for 75% power saving in clocking circuitryIEEE Journal of Solid-State Circuits, 1995
- An asymptotically zero power charge-recycling bus architecture for battery-operated ultrahigh data rate ULSI'sIEEE Journal of Solid-State Circuits, 1995
- A 200 MHz 13 mm/sup 2/ 2-D DCT macrocell using sense-amplifying pipeline flip-flop schemeIEEE Journal of Solid-State Circuits, 1994
- Experimental results and modeling techniques for substrate noise in mixed-signal integrated circuitsIEEE Journal of Solid-State Circuits, 1993
- Sub-1-V swing internal bus architecture for future low-power ULSIsIEEE Journal of Solid-State Circuits, 1993
- Low-power CMOS digital designIEEE Journal of Solid-State Circuits, 1992