A source-level dynamic analysis methodology and tool for high-level synthesis
- 22 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 7 references indexed in Scilit:
- CORAL II: linking behavior and structure in an IC design systemPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Power analysis for semi-custom designPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An architectural power optimization case study using high-level synthesisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Productivity issues in high-level designPublished by Association for Computing Machinery (ACM) ,1995
- High Level Synthesis of ASICs under Timing and Synchronization ConstraintsPublished by Springer Nature ,1992
- A Survey of High-Level Synthesis SystemsPublished by Springer Nature ,1991
- The high-level synthesis of digital systemsProceedings of the IEEE, 1990