An architectural power optimization case study using high-level synthesis
- 23 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 562-570
- https://doi.org/10.1109/iccd.1997.628922
Abstract
Architectural power optimization offers significant power gains in addition to which can be obtained at higher and lower levels of abstraction. Although there has been some academic research for architectural power optimization, the commercial design automation technology is still in infancy and quite behind the current needs of the industry as many portable computing and communication products and greener non-portable products are being introduced into the market. In this paper we describe an environment for exploring low-power architectures using high-level synthesis, which is currently being used for production chip design until comprehensive commercialized alternatives are available. We also present the results and findings from experiments with a CCITT G.721 ADPCM Predictor design, which should benefit on-going research on automated solutions Author(s) Chih-Tung Chen KucukcakarKucukcakar, K.Keywords
This publication has 8 references indexed in Scilit:
- An effective power management scheme for RTL design based on multiple clocksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- What is the state of the art in commercial EDA tools for low power?Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Power analysis for semi-custom designPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- POSEPublished by Association for Computing Machinery (ACM) ,1996
- Power-Profiler: Optimizing ASICs Power Consumption at the Behavioral LevelProceedings of the 39th conference on Design automation - DAC '02, 1995
- Power conscious CAD tools and methodologies: a perspectiveProceedings of the IEEE, 1995
- The high-level synthesis of digital systemsProceedings of the IEEE, 1990
- Sehwa: a software package for synthesis of pipelines from behavioral specificationsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988