Functional Testing of Microprocessors
- 1 June 1984
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. C-33 (6) , 475-485
- https://doi.org/10.1109/tc.1984.1676471
Abstract
This paper presents a new and systematic method to generate tests for microprocessors. A functional level model for the microprocessor is used and it is represented by a reduced graph. A new and comprehensive model of the instruction execution process is developed. Various types of faults are analyzed and it is shown that with the use of appropriate codewords all faults can be classified into three types. This gives rise to a systematic procedure to generate tests which is independent of the microprocessor implementation details. Tests are given to detect faults in any microprocessor, first for the READ register instructions, and then for the remaining instructions. These tests can be executed by the microprocessor in a self-test mode, thus dispensing with the need for an external tester.Keywords
This publication has 7 references indexed in Scilit:
- RANDOM TESTING OF THE DATA PROCESSING SECTION OF A MICROPROCESSORPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- A Functional Approach to Testing Bit-Sliced MicroprocessorsIEEE Transactions on Computers, 1981
- Physical Versus Logical Fault Models MOS LSI Circuits: Impact on Their TestabilityIEEE Transactions on Computers, 1980
- Test Generation for MicroprocessorsIEEE Transactions on Computers, 1980
- Dynamic Testing of Control UnitsIEEE Transactions on Computers, 1978
- Fault Modeling and Logic Simulation of CMOS and MOS Integrated CircuitsBell System Technical Journal, 1978
- Diagnosis & Reliable Design of Digital SystemsPublished by Springer Nature ,1976