A general router for analog layout
- 7 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 9 references indexed in Scilit:
- Automatic layout of custom analog cells in ANAGRAMPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- IDAC: an interactive design tool for analog CMOS circuitsIEEE Journal of Solid-State Circuits, 1987
- A Detailed Router Based on Incremental Routing Modifications: MightyIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- Optimal Chaining of CMOS Transistors in a Functional CellIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- A Parallel Adaptable Routing Algorithm and its Implementation on a Two-Dimensional Array ProcessorIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- Automatic Layout of Integrated CircuitsPublished by Springer Nature ,1987
- High-frequency CMOS switched-capacitor filters for communications applicationIEEE Journal of Solid-State Circuits, 1983
- A family of differential NMOS analog circuits for a PCM codec filter chipIEEE Journal of Solid-State Circuits, 1982
- An Algorithm for Path Connections and Its ApplicationsIEEE Transactions on Electronic Computers, 1961