Challenges in computer architecture evaluation
- 11 August 2003
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in Computer
- Vol. 36 (8) , 30-36
- https://doi.org/10.1109/mc.2003.1220579
Abstract
We focus on problems suited to the current evaluation infrastructure. The current limitation and trends in evaluation techniques are troublesome and could noticeably slow the rate of computer system innovation. New research has been recommended to help and make quantitative evaluations of computer systems manageable. We support research in the areas of simulation frameworks, benchmarking methodologies, analytic methods, and validation techniques.Keywords
This publication has 10 references indexed in Scilit:
- Memory reference reuse latency: Accelerated warmup for sampled microarchitecture simulationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A statistically rigorous approach for improving simulation methodologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Microarchitectural exploration with LibertyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Simulating a $2M commercial server on a $2K PCComputer, 2003
- The case for application-specific benchmarkingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Reducing state loss for effective trace sampling of superscalar processorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- MediaBench: a tool for evaluating and synthesizing multimedia and communications systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Automatically characterizing large scale program behaviorPublished by Association for Computing Machinery (ACM) ,2002
- Asim: a performance model frameworkComputer, 2002
- Analysis of benchmark characteristics and benchmark performance predictionACM Transactions on Computer Systems, 1996