A single-chip digitally calibrated 5.15~5.825-GHz 0.18-μm CMOS transceiver for 802.11a wireless LAN
- 1 December 2003
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 38 (12) , 2221-2231
- https://doi.org/10.1109/jssc.2003.819086
Abstract
The drive for cost reduction has led to the use of CMOS technology in the implementation of highly integrated radios. This paper presents a single-chip 5-GHz fully integrated direct conversion transceiver for IEEE 802.11a WLAN systems, manufactured in 0.18-μm CMOS. The IC features an innovative system architecture which takes advantage of the computing resources of the digital companion chip in order to eliminate I/Q mismatch and achieve accurately matched baseband filters. The integrated voltage-controlled oscillator and synthesizer achieve an integrated phase noise of less than 0.8° rms. The receiver has an overall noise figure of 5.2 dB and achieves sensitivity of -75 dBm at 54-Mb/s operation, both referred to the IC input. The transmit error vector magnitude is -33 dB at -5-dBm output power from the integrated power-amplifier driver amplifier. The transceiver occupies an area of 18.5 mm 2 .Keywords
This publication has 21 references indexed in Scilit:
- A digitally calibrated 5.15-5.825GHz transceiver for 802.11a wireless LANs in 0.18μm CMOSPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Baseband filters for IS-95 CDMA receiver applications featuring digital automatic frequency tuningPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A single-chip quad-band (850/900/1800/1900 MHz) direct conversion GSM/GPRS RF transceiver with integrated VCOs and fractional-n synthesizerIEEE Journal of Solid-State Circuits, 2002
- A novel RF to baseband monolithic microwave receiver with on-chip tuningPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 1.4 GHz differential low-noise CMOS frequency synthesizer using a wideband PLL architecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Noise in current-commutating CMOS mixersIEEE Journal of Solid-State Circuits, 1999
- Recent developments in high integration multi-standard CMOS transceivers for personal communication systemsPublished by Association for Computing Machinery (ACM) ,1998
- New methods for adaptation of quadrature modulators and demodulators in amplifier linearization circuitsIEEE Transactions on Vehicular Technology, 1997
- CMOS triode-transistor transconductor for high-frequency continuous-time filtersIEE Proceedings - Circuits, Devices and Systems, 1994
- A 20-MHz sixth-order BiCMOS parasitic-insensitive continuous-time filter and second-order equalizer optimized for disk-drive read channelsIEEE Journal of Solid-State Circuits, 1993