Challenges in Building a Flat-Bandwidth Memory Hierarchy for a Large-Scale Computer with Proximity Communication
- 11 October 2006
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
Memory systems for conventional large-scale computers provide only limited bytes/s of data bandwidth when compared to their flop/s of instruction execution rate. The resulting bottleneck limits the bytes/flop that a processor may access from the full memory footprint of a machine and can hinder overall performance. This paper discusses physical and functional views of memory hierarchies and examines existing ratios of bandwidth to execution rate versus memory capacity (or bytes/flop versus capacity) found in a number of large-scale computers. The paper then explores a set of technologies, Proximity Communication, low-power on-chip networks, dense optical communication, and Sea-of-Anything interconnect, that can flatten this bandwidth hierarchy to relieve the memory bottleneck in a large-scale computer that we call "Hero."Keywords
This publication has 37 references indexed in Scilit:
- Scientific Computations on Modern Parallel Vector SystemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- MEMS integrated submount alignment for optoelectronicsJournal of Lightwave Technology, 2005
- Hardware system of the Earth SimulatorParallel Computing, 2004
- Electronic alignment for proximity communicationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- A stream processor development platformPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- The Imagine Stream ProcessorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- The implementation of the Itanium 2 microprocessorIEEE Journal of Solid-State Circuits, 2002
- Designing fast asynchronous circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Low-power area-efficient high-speed I/O circuit techniquesIEEE Journal of Solid-State Circuits, 2000
- Power distribution system design methodology and capacitor selection for modern CMOS technologyIEEE Transactions on Advanced Packaging, 1999