A 1.7-V adjustable I/O interface for low-voltage fast SRAMs
- 1 April 1992
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 27 (4) , 674-677
- https://doi.org/10.1109/4.126562
Abstract
No abstract availableKeywords
This publication has 5 references indexed in Scilit:
- A 5.9 mu m/sup 2/ super low power SRAM cell using a new phase-shift lithographyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A voltage down converter with submicroampere standby current for low-power static RAMsIEEE Journal of Solid-State Circuits, 1992
- CMOS subnanosecond true-ECL output bufferPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1989
- A 6.2 ns 64Kb CMOS RAM with ECL interfacesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1988
- An ECL compatible 4K CMOS RAMPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1982