Development of Three-Dimensional Integration Technology for Highly Parallel Image-Processing Chip
- 1 April 2000
- journal article
- Published by IOP Publishing in Japanese Journal of Applied Physics
- Vol. 39 (4S)
- https://doi.org/10.1143/jjap.39.2473
Abstract
A new three-dimensional (3D) integration technology for realizing a highly parallel image-processing chip has been developed. Several LSI wafers are vertically stacked and glued to each other after thinning them using this new technology. This technology can be considered as both 3D LSI technology and wafer-scale 3D chip-on-chip packaging technology. The effective packaging density can be significantly increased by stacking the chips in a vertical direction. Several key techniques for this 3D integration have been developed. In this paper, we demonstrate the highly parallel image sensor chip with a 3D structure. The 3D image sensor test chip was fabricated using this new 3D integration technology and its basic performance was evaluated.Keywords
This publication has 10 references indexed in Scilit:
- A New Wafer Scale Chip-on-Chip (W-COC) Packaging Technology Using Adhesive Injection MethodJapanese Journal of Applied Physics, 1999
- VLSI considerations for TESH: a new hierarchical interconnection network for 3-D integrationIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1998
- New Three-Dimensional Wafer Bonding Technology Using the Adhesive Injection MethodJapanese Journal of Applied Physics, 1998
- Three-dimensional memory moduleIEEE Transactions on Components, Packaging, and Manufacturing Technology: Part B, 1998
- A review of 3-D packaging technologyIEEE Transactions on Components, Packaging, and Manufacturing Technology: Part B, 1998
- Creating 3D circuits using transferred filmsIEEE Circuits and Devices Magazine, 1997
- Performance improvement of the memory hierarchy of RISC-systems by application of 3-D technologyIEEE Transactions on Components, Packaging, and Manufacturing Technology: Part B, 1996
- Performance modeling of the interconnect structure of a three-dimensional integrated RISC processor/cache systemIEEE Transactions on Components, Packaging, and Manufacturing Technology: Part B, 1996
- Thermal characterization of vertical multichip modules MCM-VIEEE Transactions on Components, Packaging, and Manufacturing Technology: Part A, 1995
- Design and implementation of a 3D-LSI image sensing processorIEEE Journal of Solid-State Circuits, 1992