Protocol selection and interface generation for HW-SW codesign
- 1 March 1997
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Very Large Scale Integration (VLSI) Systems
- Vol. 5 (1) , 136-144
- https://doi.org/10.1109/92.555993
Abstract
The aim of this paper is to present a communication synthesis approach stated as an allocation problem. In the proposed approach, communication synthesis allows to transform a system composed of processes that communicate via high-level primitives through abstract channels into a set of processes executed by interconnected processors that communicate via signals and share communication control. The proposed communication synthesis approach deals with both protocol selection and interface generation and is based on binding/allocation of communication units. This approach allows a wide design space exploration through automatic selection of communication protocols. We present a new algorithm that performs binding/allocation of communication units. This algorithm makes use of a cost function to evaluate different allocation alternatives. We illustrate through an example the usefulness of the algorithm for allocating automatically different protocols within the same application system.Keywords
This publication has 30 references indexed in Scilit:
- Constructing application-specific heterogeneous embedded architectures from custom HW/SW applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Specification partitioning for system designPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Automatic generation of interprocess communication in the PARAGON systemPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A generalized signal transition graph model for specification of complex interfacesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Closeness metrics for system-level functional partitioningPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- SIERA: a unified framework for rapid-prototyping of system-level hardware and softwareIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1995
- Scheduling constraint generation for communicating processesIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1995
- Hardware-software co-design of embedded systemsProceedings of the IEEE, 1994
- Interface optimization for concurrent systems under timing constraintsIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1993
- A model and methodology for hardware-software codesignIEEE Design & Test of Computers, 1993