Estimating architectural resources and performance for high-level synthesis applications
- 1 June 1993
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Very Large Scale Integration (VLSI) Systems
- Vol. 1 (2) , 175-190
- https://doi.org/10.1109/92.238417
Abstract
No abstract availableThis publication has 27 references indexed in Scilit:
- Module selection for pipelined synthesisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Layout-area models for high-level synthesisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Predicting system-level area and delay for pipelined and nonpipelined designsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1992
- A formal approach to the scheduling problem in high level synthesisIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1991
- Empirical evaluation of some high-level synthesis scheduling heuristicsPublished by Association for Computing Machinery (ACM) ,1991
- Architectural synthesis for DSP silicon compilersIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
- Experience with ADAM synthesis systemPublished by Association for Computing Machinery (ACM) ,1989
- Techniques for area estimation of VLSI layoutsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
- Perspective on BiCMOS VLSIsIEEE Journal of Solid-State Circuits, 1988
- Wirability-designing wiring space for chips and chip packagesIEEE Design & Test of Computers, 1984