Self-Adjusting Networks for VLSI Simulation

1 September 1987

journal article
Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers

Vol. C-36 (9) , 1114-1120
https://doi.org/10.1109/tc.1987.5009544

Abstract

Magnitude networks [1l, [2] have been used as a theoretical base for switch-level simulation of MOS VLSI circuits. We address in this paper the particular problem of evaluating the influence of switches in unknown state on the steady-state response of the network. A two-pass procedure based on local controllers attached to such switches is described and a hardware implementation is proposed which models magnitude networks as self-adjusting combinational circuits.

Keywords

This publication has 5 references indexed in Scilit:

A metal-oriented layout structure for CMOS logic
IEEE Journal of Solid-State Circuits, 1984
A Switch-Level Model and Simulator for MOS Digital Systems
IEEE Transactions on Computers, 1984
ULTIMATE: A Hardware Logic Simulation Engine
Published by Institute of Electrical and Electronics Engineers (IEEE) ,1984
A unified switching theory with applications to VLSI design
Proceedings of the IEEE, 1982
A Dense Gate Matrix Layout Method for MOS VLSI
IEEE Journal of Solid-State Circuits, 1980