A multiprocessor architecture combining fine-grained and coarse-grained parallelism strategies
- 1 May 1994
- journal article
- Published by Elsevier in Parallel Computing
- Vol. 20 (5) , 729-751
- https://doi.org/10.1016/0167-8191(94)90003-5
Abstract
No abstract availableKeywords
This publication has 19 references indexed in Scilit:
- Architectural And Organizational Tradeoffs In The Design Of The Multititan CPUPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- The nonuniform distribution of instruction-level and machine parallelism and its effect on performanceIEEE Transactions on Computers, 1989
- Measuring parallelism in computation-intensive scientific/engineering applicationsIEEE Transactions on Computers, 1988
- A VLIW architecture for a trace scheduling compilerIEEE Transactions on Computers, 1988
- Characterization of Branch and Data Dependencies in Programs for Evaluating Pipeline PerformanceIEEE Transactions on Computers, 1987
- Parallel Supercomputing Today and the Cedar ApproachScience, 1986
- The Performance of Multistage Interconnection Networks for MultiprocessorsIEEE Transactions on Computers, 1983
- Trace Scheduling: A Technique for Global Microcode CompactionIEEE Transactions on Computers, 1981
- A New Solution to Coherence Problems in Multicache SystemsIEEE Transactions on Computers, 1978
- The IBM System/360 Model 91: Machine Philosophy and Instruction-HandlingIBM Journal of Research and Development, 1967