A 320 MHz, 1.5 mW@1.35 V CMOS PLL for microprocessor clock generation
- 1 November 1996
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 31 (11) , 1715-1722
- https://doi.org/10.1109/jssc.1996.542316
Abstract
No abstract availableThis publication has 12 references indexed in Scilit:
- A 320 MHz, 1.5 mW at 1.35 V CMOS PLL for microprocessor clock generationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Low-power design: ways to approach the limitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Jitter in ring oscillatorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Technology- and power-supply-independent cell libraryPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A discussion of methods for measuring low-amplitude jitterPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 0.18 μm CMOS hot-standby phase-locked loop using a noise-immune adaptive-gain voltage-controlled oscillatorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Analysis of a charge-pump PLL: a new modelIEEE Transactions on Communications, 1994
- A PLL clock generator with 5 to 110 MHz of lock range for microprocessorsIEEE Journal of Solid-State Circuits, 1992
- Logic synthesis of race-free asynchronous CMOS circuitsIEEE Journal of Solid-State Circuits, 1991
- Charge-Pump Phase-Lock LoopsIEEE Transactions on Communications, 1980