Performance Limits of CMOS ULSI
- 1 February 1985
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 20 (1) , 253-263
- https://doi.org/10.1109/jssc.1985.1052301
Abstract
No abstract availableKeywords
This publication has 23 references indexed in Scilit:
- Performance limits of NMOS and CMOSPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1984
- Short-channel MOST threshold voltage modelIEEE Journal of Solid-State Circuits, 1982
- A half micron MOSFET using double implanted LDDPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1982
- IIIB-8 implications of high performance heat sinking for electron devicesIEEE Transactions on Electron Devices, 1981
- Invited: Circuit scaling limits for ultra-large-scale integrationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1981
- Nonplanar VLSI device analysis using the solution of Poisson's equationIEEE Transactions on Electron Devices, 1980
- Generalized guide for MOSFET miniaturizationIEEE Electron Device Letters, 1980
- Subthreshold behavior of uniformly and nonuniformly doped long-channel MOSFETIEEE Transactions on Electron Devices, 1979
- Characteristics and limitation of scaled-down MOSFET's due to two-dimensional field effectIEEE Transactions on Electron Devices, 1979
- VLSI limitations from drain-induced barrier loweringIEEE Transactions on Electron Devices, 1979