Output characteristics of short-channel polycrystalline silicon thin-film transistors
- 1 March 1995
- journal article
- Published by AIP Publishing in Journal of Applied Physics
- Vol. 77 (5) , 2177-2183
- https://doi.org/10.1063/1.358796
Abstract
An analytical model for the turn-on current-voltage characteristics of polycrystalline silicon thin-film transistors is presented. The model is based on the drift diffusion-thermionic emission conduction mechanisms and on a continuous distribution in the energy gap of the traps localized at the grain boundaries. The trap distribution and the device parameters involved in the model are determined by fitting the calculated on-state current versus gate voltage curve to the measured one in the linear region. At large drain voltage, the barrier height at the grain boundary becomes asymmetric and the injection of carriers from the lowered barrier side of the boundary is increased resulting in an exponential increase of the drain current with the drain voltage. Using the parameters obtained from the data in the linear region, the output characteristics are calculated. The good agreement between calculated results and experimental data at room temperature and at higher temperatures demonstrates the validity of the proposed current-voltage model.This publication has 27 references indexed in Scilit:
- Influence of deposition pressure on the output characteristics of low pressure chemical vapor deposited polycrystalline silicon thin-film transistorsApplied Physics Letters, 1993
- Grain boundary trap distribution in polycrystalline silicon thin-film transistorsJournal of Applied Physics, 1993
- Energy distribution of trapping states at grain boundaries in polycrystalline siliconJournal of Applied Physics, 1992
- Development and electrical properties of undoped polycrystalline silicon thin-film transistorsIEEE Transactions on Electron Devices, 1989
- High-performance poly-Si TFTs with ECR-plasma hydrogen passivationIEEE Transactions on Electron Devices, 1989
- A study of hydrogen passivation of grain boundaries in polysilicon thin-film transistorsIEEE Transactions on Electron Devices, 1989
- Study on Narrow-Stripe Polycrystalline Silicon Thin-Film TransistorsJapanese Journal of Applied Physics, 1988
- Field-effect analysis for the determination of gap-state density and Fermi-level temperature dependence in polycrystalline siliconPhilosophical Magazine Part B, 1988
- Subthreshold model of a polycrystalline silicon thin-film field-effect transistorApplied Physics Letters, 1987
- Effects of grain boundaries on the channel conductance of SOl MOSFET'sIEEE Transactions on Electron Devices, 1983