Radiation hard 1.0μm CMOS technology
- 1 December 1987
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Nuclear Science
- Vol. 34 (6) , 1460-1463
- https://doi.org/10.1109/tns.1987.4337498
Abstract
This paper describes radiation test results of a radiation hard CMOS technology with 1.0 μm minimum geometry features. The radiation goals of this technology are to ensure the MOS devices are functional after 10 Mrad total dose irradiation, are single event upset hardened to less than 1E-10 errors per bit-day, are transient upset immune to 1E9 rads/sec and are latch-up free.Keywords
This publication has 7 references indexed in Scilit:
- A symmetric submicron CMOS technologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1986
- A high performance submicron CMOS process with self-aligned chan-stop and punch-through implants (Twin-Tub V)Published by Institute of Electrical and Electronics Engineers (IEEE) ,1986
- Simulation of Worst-Case Total Dose Radiation Effects in CMOS VLSI CircuitsIEEE Transactions on Nuclear Science, 1986
- Total Dose Hardness Assurance for Microcircuits for Space EnvironmentIEEE Transactions on Nuclear Science, 1986
- Process Dependent Build-Up of Interface States in Irradiated N-Channel MOSFETsIEEE Transactions on Nuclear Science, 1985
- Correlating the Radiation Response of MOS Capacitors and TransistorsIEEE Transactions on Nuclear Science, 1984
- Process Optimization of Radiation-Hardened CMOS Integrated CircuitsIEEE Transactions on Nuclear Science, 1975