Performance and reliability design issues for deep-submicrometer MOSFETs
- 1 March 1991
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Electron Devices
- Vol. 38 (3) , 545-554
- https://doi.org/10.1109/16.75165
Abstract
Device design constraints, such as threshold voltage variation due to short-channel and drain-induced-barrier-lowering effects, off-state leakage current due to punchthrough and gate-induced drain leakage, hot-carrier effects such as hot-electron degradation and avalanche breakdown, and time-dependent dielectric breakdown, are examined. The current-driving capability, ring-oscillator switching speed, and small-signal voltage gain are examined. The impact that each of these factors has on the allowable choice of MOSFET channel length, oxide thickness, and power supply voltage is examined. Based on experimental results, a set of design curves, using a set of typical performance and reliability criteria, is presented for deep-submicrometer nonlightly doped drain (non-LDD) n-channel devices. From these curves, the relative importance of each particular performance/reliability mechanism for a given technology and design criteria can be determined. Because the performance and reliability issues addressed are also relevant to other MOSFET technologies, the design guidelines can also be extended to other technologies, including p-channel and LDD devices.<>Keywords
This publication has 37 references indexed in Scilit:
- Projecting the minimum acceptable oxide thickness for time-dependent dielectric breakdownPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A deep-submicrometer MOSFET model for analog/digital circuit simulationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- The effects of source/drain resistance on deep submicrometer device performanceIEEE Transactions on Electron Devices, 1990
- A framework to evaluate technology and device design enhancements for MOS integrated circuitsIEEE Journal of Solid-State Circuits, 1989
- The impact of intrinsic series resistance on MOSFET scalingIEEE Transactions on Electron Devices, 1987
- Design tradeoffs between surface and buried-channel FET'sIEEE Transactions on Electron Devices, 1985
- Reliability and performance of submicron LDD NMOSFET's with buried As n-impurity profilesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1985
- The effect of high fields on MOS device and circuit performanceIEEE Transactions on Electron Devices, 1984
- Electron mobility in inversion and accumulation layers on thermally oxidized silicon surfacesIEEE Transactions on Electron Devices, 1980
- A New Method to Determine Effective MOSFET Channel LengthJapanese Journal of Applied Physics, 1979