The effects of source/drain resistance on deep submicrometer device performance

This publication has 9 references indexed in Scilit:

• An engineering model for short-channel MOS devices
  IEEE Journal of Solid-State Circuits, 1988
• Deep-submicrometer MOS device fabrication using a photoresist-ashing technique
  IEEE Electron Device Letters, 1988
• A model for the electric field in lightly doped drain structures
  IEEE Transactions on Electron Devices, 1987
• The impact of intrinsic series resistance on MOSFET scaling
  IEEE Transactions on Electron Devices, 1987
• A re-examination of practical performance limits of scaled n-channel and ϱ-channel MOS devices for VLSI
  Solid-State Electronics, 1983
• MOS Device and technology constraints in VLSI
  IEEE Transactions on Electron Devices, 1982
• The impact of scaling laws on the choice of n-channel or p-channel for MOS VLSI
  IEEE Electron Device Letters, 1980
• Experimental derivation of the source and drain resistance of MOS transistors
  IEEE Transactions on Electron Devices, 1980
• A new method to determine MOSFET channel length
  IEEE Electron Device Letters, 1980