Enhanced-Performance 4K X 1 High-Speed SRAM Using Optically Defined Submicrometer Devices in Selected Circuits

This publication has 13 references indexed in Scilit:

• Coupling capacitances for two-dimensional wires
  IEEE Electron Device Letters, 1981
• A re-examination of practical scalability limits of n-channel and p-channel MOS devices for VLSI
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1981
• A new edge-defined approach for submicrometer MOSFET fabrication
  IEEE Electron Device Letters, 1981
• Design and characteristics of the lightly doped drain-source (LDD) insulated gate field-effect transistor
  IEEE Transactions on Electron Devices, 1980
• New edge-defined vertical-etch approaches for submicrometer MOSFET fabrication
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1980
• High-speed NMOS circuits made with X-ray lithography and reactive sputter etching
  IEEE Electron Device Letters, 1980
• A novel submicron fabrication technique
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1979
• Sub-micron polysilicon Gate CMOS/SOS technology
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1978
• Fabrication of submicron polysilicon lines by conventional techniques
  Applied Physics Letters, 1975
• Design of ion-implanted MOSFET's with very small physical dimensions
  IEEE Journal of Solid-State Circuits, 1974