An agile accelerated aging, characterization and scenario simulation system for gate controlled power transistors
- 1 September 2008
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 79 (10887725) , 208-215
- https://doi.org/10.1109/autest.2008.4662613
Abstract
To advance the field of electronics prognostics, the study of transistor fault modes and their precursors is essential. This paper reports on a platform for the aging, characterization, and scenario simulation of gate controlled power transistors. The platform supports thermal cycling, dielectric over-voltage, acute/chronic thermal stress, current overstress and application specific scenario simulation. In addition, the platform supports in-situ transistor state monitoring, including measurements of the steady-state voltages and currents, measurements of electrical transient response, measurement of thermal transients, and extrapolated semiconductor impedances, all conducted at varying gate and drain voltage levels. The aging and characterization platform consists of an acquisition and aging hardware system, an agile software architecture for experiment control and a collection of industry developed test equipment.Keywords
This publication has 13 references indexed in Scilit:
- Dielectric breakdown mechanisms in gate oxidesJournal of Applied Physics, 2005
- Agile programming: design to accommodate changeIEEE Software, 2005
- Prognostic health management for avionics system power suppliesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- A Weibull distribution-based new approach to represent hot carrier degradation in threshold voltage of MOS transistorsSolid-State Electronics, 2004
- Strategy for designing accelerated aging tests to evaluate IGBT power modules lifetime in real operation modeIEEE Transactions on Components and Packaging Technologies, 2003
- Reliability of power cycling for igbt power semiconductor modulesIEEE Transactions on Industry Applications, 2003
- Real-time evolution of trapped charge in a SiO2 layer: An electrostatic force microscopy studyApplied Physics Letters, 2001
- Failure mechanisms of IGBTs under short-circuit and clamped inductive switching stressIEEE Transactions on Power Electronics, 1999
- Hot-carrier aging of the MOS transistor in the presence of spin-on glass as the interlevel dielectricIEEE Electron Device Letters, 1991
- Thermally accelerated aging of semiconductor componentsProceedings of the IEEE, 1974