A digitally controlled PLL for digital SOCs

This publication has 2 references indexed in Scilit:

• A digitally controlled low-power clock multiplier for globally asynchronous locally synchronous designs
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A monolithic digital clock-generator for on-chip clocking of custom DSP's
  IEEE Journal of Solid-State Circuits, 1996