Differential current switch logic: a low power DCVS logic family
- 1 July 1996
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 31 (7) , 981-991
- https://doi.org/10.1109/4.508212
Abstract
Abstruct- Differential current switch logic (DCSL), a new logic ihmily for implementing clocked CMOS circuits, has been developed. DCSL is in principle a clocked differential cascode voltage switch logic circuit (DCVS). The circuit topology outlines a generic method for reducing internal node swings in clocked DCVS logic circuits. In comparison to other forms of clocked DCVS, DCSL achieves better performance both in terms of power and speed by restricting internal voltage swings in the NMOS tree. IICSL circuits are capable of implementing high complexity high fan-in gates without compromising gate delay. Automatic lock-out of inputs on completion of evaluation is a novel feature of the circuit. Three forms of DCSL circuits have been developed with varying benefits in speed and power. SPICE simulations of circuits designed using the 1.2 p MOSIS SCMOS process indicate a factor of two improvement in speed and power over comparable DCVS gates for moderate tree heights.Keywords
This publication has 11 references indexed in Scilit:
- SODS: a new CMOS differential-type structureIEEE Journal of Solid-State Circuits, 1995
- A 4.4 ns CMOS 54×54-b multiplier using pass-transistor multiplexerIEEE Journal of Solid-State Circuits, 1995
- A 2.2 W, 80 MHz superscalar RISC microprocessorIEEE Journal of Solid-State Circuits, 1994
- Design and implementation of a totally self-checking 16 × 16 bit array multiplierIntegration, 1992
- Latched CMOS differential logic (LCDL) for complex high-speed VLSIIEEE Journal of Solid-State Circuits, 1991
- Evaluation of two-summand adders implemented in ECDL CMOS differential logicIEEE Journal of Solid-State Circuits, 1991
- Implementation of iterative networks with CMOS differential logicIEEE Journal of Solid-State Circuits, 1988
- A comparison of CMOS circuit techniques: differential cascode voltage switch logic versus conventional logicIEEE Journal of Solid-State Circuits, 1987
- Sample-set differential logic (SSDL) for complex high-speed VLSIIEEE Journal of Solid-State Circuits, 1986
- Cascode voltage switch logic: A differential CMOS logic familyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1984