A field programmable accelerator for compiled-code applications

This publication has 10 references indexed in Scilit:

• Two new techniques for compiled multi-delay logic simulation
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• LECSIM: a levelized event-driven compiled logic simulator
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A compiled-code hardware accelerator for circuit simulation
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1992
• A hierarchical compiled code event-driven logic simulator
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1991
• Compiling scientific code using partial evaluation
  Computer, 1990
• Device model approximation using 2/sup N/ trees
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1990
• A hardware logic simulation system
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1990
• SLS-a fast switch-level simulator (for MOS)
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
• HSS--A High-Speed Simulator
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
• COSMOS: a compiled simulator for MOS circuits
  Published by Association for Computing Machinery (ACM) ,1987