Retargetable generation of code selectors from HDL processor models
- 22 November 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 11 references indexed in Scilit:
- Automatic instruction code generation based on trellis diagramsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A graph based processor model for retargetable code generationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Instruction-set matching and selection for DSP and ASIP code generationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Time-constrained code compaction for DSPsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Optimal code generation for embedded memory non-homogeneous register architecturesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A BDD-based frontend for retargetable compilersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Symbolic Modeling and Evaluation of Data PathsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1995
- Engineering a simple, efficient code-generator generatorACM Letters on Programming Languages and Systems, 1992
- Efficient retargetable code generation using bottom-up tree pattern matchingComputer Languages, 1990
- Verification of hardware descriptions by retargetable code generationPublished by Association for Computing Machinery (ACM) ,1989