Area and time limitations of FPGA-based virtual hardware

This publication has 10 references indexed in Scilit:

• Virtual hardware and the limits of computational speed-up
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• The implementation of hardware subroutines on field programmable gate arrays
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Labyrinth: a homogeneous computational medium
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• On area/depth trade-off in LUT-based FPGA technology mapping
  IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1994
• A reprogrammable gate array and applications
  Proceedings of the IEEE, 1993
• Processor reconfiguration through instruction-set metamorphosis
  Computer, 1993
• Flexibility of interconnection structures for field-programmable gate arrays
  IEEE Journal of Solid-State Circuits, 1991
• Building and using a highly parallel programmable logic array
  Computer, 1991
• Architecture of field-programmable gate arrays: the effect of logic block functionality on area efficiency
  IEEE Journal of Solid-State Circuits, 1990
• A Comparison of Universal-Logic-Module Realizations and Their Application in the Synthesis of Combinatorial and Sequential Logic Networks
  IEEE Transactions on Computers, 1982