Manufacturability of low power CMOS technology solutions
- 24 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 8 references indexed in Scilit:
- Impact of transistor mismatch on the speed-accuracy-power trade-off of analog CMOS circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- CMOS technology scaling for low voltage low power applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Influence of tilted high-energy ion-implantation upon scaled CMOS structurePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Intra-die device parameter variations and their impact on digital CMOS gates at low supply voltagesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Low Power Digital CMOS DesignPublished by Springer Nature ,1995
- Experimental study of threshold voltage fluctuation due to statistical variation of channel dopant number in MOSFET'sIEEE Transactions on Electron Devices, 1994
- Characterisation and modeling of mismatch in MOS transistors for precision analog designIEEE Journal of Solid-State Circuits, 1986
- Cascode voltage switch logic: A differential CMOS logic familyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1984