Efficient semicustom micropipeline design
- 1 September 1995
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Very Large Scale Integration (VLSI) Systems
- Vol. 3 (3) , 464-469
- https://doi.org/10.1109/92.407007
Abstract
We present the analytical model and the electrical characterization of a controllable delay component for a micropipeline architecture suitable for being designed with a semicustom design approach. An interesting feature of the component is that it is lockable, i.e., it can be controlled in an on/off fashion, permitting synchronous operation for testing purposes by means of an opportune architecture model.Keywords
This publication has 6 references indexed in Scilit:
- Issues in fault modelling and testing of micropipelinesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Synthesis for testability techniques for asynchronous circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Design and characterization of a standard cell set for delay insensitive VLSI designIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 1994
- Delay insensitive micro-pipelined combinational logicMicroprocessing and Microprogramming, 1993
- A delay insensitive approach to the VLSI design of a DRAM controllerMicroprocessing and Microprogramming, 1993
- MicropipelinesCommunications of the ACM, 1989