The interplay of run-time estimation and granularity in HW/SW partitioning
- 23 December 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
An important presupposition for HW/SW partitioning are sophisticated estimation algorithms at a high level of abstraction that obtain high quality results. Therefore the granularities of estimation and partitioning have to be adapted adequately. In this paper we discuss the effects that arise when the granularities of partitioning and estimation are not adapted in a necessary way. Furthermore we present our solution that allows to choose different levels of granularities adapted to the estimation and partitioning phase. The experiments show that this refinement in estimation at a high level of abstraction leads to an improvement (in terms of run-time and chip area) of the whole mixed HW/SW system.Keywords
This publication has 14 references indexed in Scilit:
- Adaptation Of Partitioning And High-level Synthesis In Hardware/software Co-synthesisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- An algorithm for partitioning of application specific systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A development environment for the cosynthesis of embedded software/hardware systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A global criticality/local phase driven algorithm for the constrained hardware/software partitioning problemPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- COSMOS: a codesign approach for communicating systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- CASTLE: an interactive environment for HW-SW co-designPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A path-based technique for estimating hardware runtime in HW/SW-cosynthesisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- The Chinook hardware/software co-synthesis systemPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- SIERA: a unified framework for rapid-prototyping of system-level hardware and softwareIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1995
- Hardware-software co-design and ESDAPublished by Association for Computing Machinery (ACM) ,1994