New algorithms for placement and routing of custom analog cells in ACACIA
- 4 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 13 references indexed in Scilit:
- Knowledge-based analog circuit synthesis with flexible architecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- An interactive maze router with hintsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Chip-planning, placement, and global routing of macro/custom cell integrated circuits using simulated annealingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Automatic layout of custom analog cells in ANAGRAMPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- OPASYN: a compiler for CMOS operational amplifiersIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1990
- ILAC: an automated layout tool for analog CMOS circuitsIEEE Journal of Solid-State Circuits, 1989
- A generalized approach to routing mixing analog and digital signal nets in a channelIEEE Journal of Solid-State Circuits, 1989
- A Tile-Expansion RouterIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- Corner Stitching: A Data-Structuring Technique for VLSI Layout ToolsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1984
- Magic: A VLSI Layout SystemPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1984