THE BEHAVIOR AND TESTING IMPLICATIONS OF CMOS IC LOGIC GATE OPEN CIRCUITS
- 24 August 2005
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 9 references indexed in Scilit:
- CURRENT VS. LOGIC TESTING OF GATE OXIDE SHORT, FLOATING GATE AND BRIDGING FAILURES IN CMOSPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- CMOS IC stuck-open-fault electrical effects and design considerationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Testing oriented analysis of CMOS ICs with opensPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Quiescent power supply current measurement for CMOS IC defect detectionIEEE Transactions on Industrial Electronics, 1989
- Optimal layout to avoid CMOS stuck-open faultsPublished by Association for Computing Machinery (ACM) ,1987
- Topology dependence of floating gate faults in MOS integrated circuitsElectronics Letters, 1986
- Accurate metallization capacitances for integrated circuits and packagesIEEE Journal of Solid-State Circuits, 1973
- The Evolution of the Theory for the Voltage-Current Characteristic of P-N JunctionsProceedings of the IRE, 1958
- The Slope of Logarithmic Plots of the Fowler-Nordheim EquationPhysical Review B, 1952