CMOS IC stuck-open-fault electrical effects and design considerations
Open Access
- 13 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 423-430
- https://doi.org/10.1109/test.1989.82325
Abstract
The authors evaluate CMOS IC stuck-open-fault electrical effects, including voltage levels, quiescent power supply current (I/sub DDQ/), transient response, and important testing considerations. The transient responses of the defective node voltage and power supply current to the high-impedance state caused by a stuck-open defect were measured to determine if the I/sub DDQ/ measurement technique could detect stuck-open faults. The measured transient response of stuck-open faults shows that this defect acts as a memory fault for normal system and tester clock periods. The data also show that detectable elevated I/sub DDQ/ can occur rapidly for some circuit designs. Elevated I/sub DDQ/ can also occur over many clock cycles as the high-impedance node associated with the stuck-open fault undergoes a drift in its voltage. The I/sub DDQ/ technique is interpreted as significantly enhancing the detection of stuck-open defects, but not guaranteeing their detection. Modifications to the circuit layout to reduce the probability of stuck-open-fault occurrence are presented.<>Keywords
This publication has 14 references indexed in Scilit:
- Built-in current testing-feasibility studyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Analysis of thermal stress-induced grain boundary cavitation and notching in narrow Al-Si metallizationsApplied Physics Letters, 1988
- Conditionally robust two-pattern tests and CMOS design for testabilityIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
- Fault Detection and Design For Testability of CMOS Logic CircuitsPublished by Springer Nature ,1988
- CMOS scan-path IC design for stuck-open fault testabilityIEEE Journal of Solid-State Circuits, 1987
- Optimal layout to avoid CMOS stuck-open faultsPublished by Association for Computing Machinery (ACM) ,1987
- CMOS circuit testabilityIEEE Journal of Solid-State Circuits, 1986
- Topology dependence of floating gate faults in MOS integrated circuitsElectronics Letters, 1986
- Design of Testable CMOS Logic Circuits Under Arbitrary DelaysIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1985
- Fault Modeling and Logic Simulation of CMOS and MOS Integrated CircuitsBell System Technical Journal, 1978