A software tool for technology tradeoff evaluation in multichip packaging
- 9 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 337-341
- https://doi.org/10.1109/iemt.1991.279809
Abstract
A software tool for evaluating performance tradeoffs in multichip packaging is described. The tool enhances the manufacturability and decreases the design risk associated with the selection of packaging technologies for integrated circuits. Geometric, electrical, thermal, and manufacturing metrics can be estimated using the tool. The tool allows technologies to be changed and design rules to be modified using a what if approach. The role of technology tradeoff analysis in multichip system design and system compiler concepts are discussed, and implementation details of the present tool are described. A design example of a RISC processor module is presented, and the use of the tool for assessing mixed technology systems is demonstrated.Keywords
This publication has 7 references indexed in Scilit:
- Towards a VLSI packaging design support environment (PDSE); concepts and implementationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- System interconnection of high-density multichip modulesPublished by SPIE-Intl Soc Optical Eng ,1991
- Electronic system packaging: the search for manufacturing the optimum in a sea of constraintsIEEE Transactions on Components, Hybrids, and Manufacturing Technology, 1990
- Composing user interfaces with InterViewsComputer, 1989
- The MICON system for computer designPublished by Association for Computing Machinery (ACM) ,1989
- Comparison of Wafer Scale Integration with VLSI Packaging ApproachesIEEE Transactions on Components, Hybrids, and Manufacturing Technology, 1987
- Placement and average interconnection lengths of computer logicIEEE Transactions on Circuits and Systems, 1979