Optimizing the stage resolution in pipelined, multistage, analog-to-digital converters for video-rate applications
- 1 January 1992
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing
- Vol. 39 (8) , 516-523
- https://doi.org/10.1109/82.168943
Abstract
No abstract availableThis publication has 23 references indexed in Scilit:
- A CMOS 40 MHz 8 b 105 mW two-step ADCPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- An 8-bit 20-MS/s CMOS A/D converter with 50-mW power consumptionIEEE Journal of Solid-State Circuits, 1990
- A 10-b 15-MHz CMOS recycling two-step A/D converterIEEE Journal of Solid-State Circuits, 1990
- A 10-b 75-MSPS subranging A/D converter with integrated sample and holdIEEE Journal of Solid-State Circuits, 1990
- A 10 b 30 MHz two-step parallel BiCMOS ADC with internal S/HPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1990
- A 10-bit 5-Msample/s CMOS two-step flash ADCIEEE Journal of Solid-State Circuits, 1989
- A 10-bit 20-MHz two-step parallel A/D converter with internal S/HIEEE Journal of Solid-State Circuits, 1989
- An 8-bit 50-MHz CMOS subranging A/D converter with pipelined wide-band S/HIEEE Journal of Solid-State Circuits, 1989
- A 12-bit 1-Msample/s capacitor error-averaging pipelined A/D converterIEEE Journal of Solid-State Circuits, 1988
- An 8b 20mhz Cmos Half-Flash A/D ConverterPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1988