Analysis and reduction of sense-amplifier offset
- 1 January 1989
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 24 (4) , 1028-1033
- https://doi.org/10.1109/4.34088
Abstract
No abstract availableKeywords
This publication has 9 references indexed in Scilit:
- Sensitivity of dynamic MOS flip-flop sense amplifiersIEEE Transactions on Electron Devices, 1986
- A 1Mb CMOS DRAMPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1985
- Circuit techniques for a VLSI memoryIEEE Journal of Solid-State Circuits, 1983
- On the design of MOS dynamic sense amplifiersIEEE Transactions on Circuits and Systems, 1982
- A high performance sense amplifier for a 5 V dynamic RAMIEEE Journal of Solid-State Circuits, 1980
- A 5 V-only 64K dynamic RAM based on high S/N designIEEE Journal of Solid-State Circuits, 1980
- Single transistor MOS RAM using a short-channel MOS transistorIEEE Journal of Solid-State Circuits, 1978
- High sensitivity charge-transfer sense amplifierIEEE Journal of Solid-State Circuits, 1976
- Optimization of the latching pulse for dynamic flip-flop sensorsIEEE Journal of Solid-State Circuits, 1974