Design of efficient architectures for discrete orthogonal transforms using bit level systolic structures

This publication has 8 references indexed in Scilit:

• High throughput VLSI implementation of discrete orthogonal transforms using bit-level vector-matrix multiplier
  IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 1999
• Some new designs of 2-D array for matrix multiplication and transitive closure
  IEEE Transactions on Parallel and Distributed Systems, 1995
• Design of efficient regular arrays for matrix multiplication by two-step regularization
  IEEE Transactions on Parallel and Distributed Systems, 1995
• Novel VLSI implementation of (8×8) point 2-DDCT
  Electronics Letters, 1994
• Systolic architectures for the computation of the discrete Hartley and the discrete cosine transforms based on prime factor decomposition
  IEEE Transactions on Computers, 1990
• VLSI implementation of a 16*16 discrete cosine transform
  IEEE Transactions on Circuits and Systems, 1989
• A VLSI chip for the winograd/Prime factor algorithm to compute the discrete Fourier transform
  IEEE Transactions on Acoustics, Speech, and Signal Processing, 1986
• A Two's Complement Parallel Array Multiplication Algorithm
  IEEE Transactions on Computers, 1973