Optimization of silicon bipolar transistors for high current gain at low temperatures

This publication has 25 references indexed in Scilit:

• Substrate current at cryogenic temperatures: Measurements and a two-dimensional model for CMOS technology
  IEEE Transactions on Electron Devices, 1987
• Physics, technology, and modeling of polysilicon emitter contacts for VLSI bipolar transistors
  IEEE Transactions on Electron Devices, 1986
• CMOS/bipolar circuits for 60-MHz digital processing
  IEEE Journal of Solid-State Circuits, 1986
• Majority and minority carrier transport in polysilicon emitter contacts
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1986
• Advanced BiCMOS technology for high speed VLSI
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1986
• Temperature dependence of latchup in CMOS circuits
  IEEE Electron Device Letters, 1984
• VLSI Process modeling—SUPREM III
  IEEE Transactions on Electron Devices, 1983
• Miniaturization of Si MOSFET's at 77 K
  IEEE Transactions on Electron Devices, 1982
• Effect of scaling of interconnections on the time delay of VLSI circuits
  IEEE Transactions on Electron Devices, 1982
• Bipolar transistor design for optimized power-delay logic circuits
  IEEE Journal of Solid-State Circuits, 1979