Rethinking deep-submicron circuit design
- 1 January 1999
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in Computer
- Vol. 32 (11) , 25-33
- https://doi.org/10.1109/2.803637
Abstract
No abstract availableThis publication has 8 references indexed in Scilit:
- Stochastic net length distributions for global interconnects in a heterogeneous system-on-a-chipPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Full copper wiring in a sub-0.25 μm CMOS ULSI technologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Getting to the bottom of deep submicron IIPublished by Association for Computing Machinery (ACM) ,1999
- Figures of merit to characterize the importance of on-chip inductancePublished by Association for Computing Machinery (ACM) ,1998
- High-speed and low-power interconnect technology for sub-quarter-micron ASIC'sIEEE Transactions on Electron Devices, 1997
- Algorithms for VLSI Physical Design AutomationPublished by Springer Nature ,1995
- Performance trends in high-end processorsProceedings of the IEEE, 1995
- Placement and average interconnection lengths of computer logicIEEE Transactions on Circuits and Systems, 1979