Parallel switch-level simulation for VLSI
- 9 December 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 324-328
- https://doi.org/10.1109/edac.1991.206417
Abstract
Switch-level simulation is widely used in the design verification process of Very Large Scale Integrated (VLSI) MOS circuits. In this paper, we present methods for accelerating switch-level simulation by mapping it onto general purpose parallel computers. Our target machines are medium-grain multiprocessors (shared memory or message passing machines) and we only consider model parallel computation, where the model of the design to be simulated is partitioned among processors. We introduce efficient strategies for circuit partitioning as well as the corresponding simulation algorithms. In our approach, we try to minimize the total number of synchronizations between processors, as well as ensure portability and scalability. A preprocessor and simulator were implemented and good performance was obtained for a set of benchmarks. The problem of tight coupling between processors that evaluate a strongly connected component in the circuit in a distributed fashion is highlighted.Keywords
This publication has 19 references indexed in Scilit:
- Portable parallel logic and fault simulationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- SLS-a fast switch-level simulator (for MOS)IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
- Boolean Analysis of MOS CircuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- COSMOS: a compiled simulator for MOS circuitsPublished by Association for Computing Machinery (ACM) ,1987
- A hardware switch level simulator for large MOS circuitsPublished by Association for Computing Machinery (ACM) ,1987
- Statistics on Logic SimulationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1986
- Fundamentals of Parallel Logic SimulationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1986
- A Hardware Architecture for Switch-Level SimulationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1985
- Special-Purpose Computer for Logic Simulation Using Distributed ProcessingBell System Technical Journal, 1982
- The Yorktown Simulation EnginePublished by Association for Computing Machinery (ACM) ,1982