Design of Self-Checking MOS-LSI Circuits: Application to a Four-Bit Microprocessor
- 1 June 1980
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. C-29 (6) , 532-537
- https://doi.org/10.1109/tc.1980.1675615
Abstract
Self-checking approaches developed so far deal with a gate level representation of logical circuits. They do not account for constraints which may result from an implementation by integrated circuits. This paper is concerned with such practical problems and their respective significance.Keywords
This publication has 11 references indexed in Scilit:
- A STUDY OF STANDARD BUILDlNG BLOCKS FOR THE DESIGN OF FAULT-TOLERANT DlSTRIBUTED COMPUTER SYSTEMSPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Fault Tolerance of a General Purpose Computer Implemented by Very Large Scale IntegrationIEEE Transactions on Computers, 1980
- Efficient Design of Self-Checking Checker for any m-Out-of-n CodeIEEE Transactions on Computers, 1978
- On Totally Self-Checking Checkers for Separable CodesIEEE Transactions on Computers, 1977
- Note on Self-Checking CheckersIEEE Transactions on Computers, 1974
- Partially Self-Checking Circuits and Their Use in Performing Logical OperationsIEEE Transactions on Computers, 1974
- Easily Testable Cellular Realizations for the (Exactly P)-out-of n and (p or More)-out-of n Logic FunctionsIEEE Transactions on Computers, 1974
- Arithmetic Error Codes: Cost and Effectiveness Studies for Application in Digital System DesignIEEE Transactions on Computers, 1971
- b-Adjacent Error CorrectionIBM Journal of Research and Development, 1970
- A note on error detection codes for asymmetric channelsInformation and Control, 1961