Iterative construction of binary lookahead addition trees
- 31 December 1986
- journal article
- Published by Elsevier in Computers and Electrical Engineering
- Vol. 12 (3-4) , 101-107
- https://doi.org/10.1016/0045-7906(86)90002-9
Abstract
No abstract availableKeywords
This publication has 8 references indexed in Scilit:
- Parallel implementation of binary comparison circuitsInternational Journal of Electronics, 1979
- Combinational Circuit Synthesis with Time and Component BoundsIEEE Transactions on Computers, 1977
- Computation Times of Arithmetic and Boolean Functions in (d, r) CircuitsIEEE Transactions on Computers, 1973
- On the Addition of Binary NumbersIEEE Transactions on Computers, 1970
- High Speed Binary Parallel AdderIEEE Transactions on Electronic Computers, 1966
- On the Time Required to Perform AdditionJournal of the ACM, 1965
- High-Speed Arithmetic in Binary ComputersProceedings of the IRE, 1961
- An Evaluation of Several Two-Summand Binary AddersIRE Transactions on Electronic Computers, 1960