Second generation ORCA architecture utilizing 0.5 μm process enhances the speed and usable gate capacity of FPGAs

This publication has 6 references indexed in Scilit:

• Event-EMU: an event driven timing simulator for MOS VLSI circuits
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Optimized reconfigurable cell array architecture for high-performance field programmable gate arrays
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• PREP benchmarks for programmable logic devices
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Field-Programmable Gate Arrays
  Published by Springer Nature ,1992
• Automatic modeling of switch-level networks using partial orders (MOS circuits)
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1990
• Two-dimensional stochastic model for interconnections in master slice integrated circuits
  IEEE Transactions on Circuits and Systems, 1981